1 Bit Full Adder Cell for reducing low leakage current

1 Bit Full Adder Cell for reducing low leakage current


Marketed By :  LAP LAMBERT Academic Publishing   Sold By :  Kamal Books International  
Delivery in :  10-12 Business Days

₹ 3,651

Availability: Out of stock


Delivery :

5% Cashback on all Orders paid using MobiKwik Wallet T&C

Free Krispy Kreme Voucher on all Orders paid using UltraCash Wallet T&C
Product Out of Stock Subscription

(Notify me when this product is back in stock)

  • Product Description

As technology scales into the nanometer regime leakage current, active power, delay and area are the important metric for the analysis and design of complex arithmetic logic circuits. In this paper, low leakage 1bit full adder cell are proposed for mobile applications and a novel technique has been introduced with improved staggered phase damping technique and also Gated Diffusion Input (GDI) technique for further reduction in the Active power. Leakage power is being estimated when the circuits are connected with a sleep transistor, Further compared to the Base case and Design1 and Design2 and GDI Technique when a circuit is connected to sleep transistor. We introduced a new transistor resizing approach for 1bit full adder cells to determine the optimal sleep transistor size which reduce the leakage power and Area. The simulation results depicts that the proposed design also leads to efficient 1bit full adder cells in terms of standby leakage power, active power. We have performed simulations using Microwind 90nm standard CMOS technology at room temperature with supply voltage of 1V.

Product Specifications
SKU :COC56839
Country of ManufactureIndia
Product BrandLAP LAMBERT Academic Publishing
Product Packaging InfoBox
In The Box1 Piece
Product First Available On ClickOnCare.com2015-06-08
0 Review(s)