Call Us 080-41656200 (Mon-Sat: 10AM-8PM)
Free Shipping above Rs. 1499
Cash On Delivery*

Cache Configuration for High Performance Embedded Systems

 

Marketed By :  LAP LAMBERT Academic Publishing   Sold By :  Kamal Books International  
Delivery in :  10-12 Business Days

 

Check Your Delivery Options

 
Rs. 2,675

Availability: In stock

 
  • Product Description
 

Embedded computing systems are special-purpose computer systems designed for applications to perform a specific task. With enormous advancements in technology, embedded system applications range from toys to avionics. The design of these systems involve challenging metrics out which performance and power form the most crucial ones. Recent advancements in semiconductor technology have made power consumption also a limiting factor for embedded system design. SRAM being faster than the DRAM, cache memory comprising of SRAM is configured between the CPU and the main memory. The CPU can access the main memory (DRAM) only via the cache memory. Cache memories are employed in all the computing applications along with the processors. The size of cache allowed for inclusion on a chip is limited by the large physical size and large power consumption of the SRAM cells used in cache memory. Hence, its effective configuration for small size and low power consumption is very crucial in embedded system design. An optimal cache configuration technique is presented for the effective reduction of size and high performance. It is also shown that not only the memory module, but also the bus interconnect

Product Specifications
SKU :COC65789
AuthorSrilatha Chepure,C. V. Guru Rao and N. Ramesh Babu
LanguageEnglish
BindingPaperback
Number of Pages56
Publishing Year2013-06-02T00:00:00.000
ISBN9783659392320
Edition1 st
Book TypeComputer networking & communications
Country of ManufactureIndia
Product BrandLAP LAMBERT Academic Publishing
Product Packaging InfoBox
In The Box1 Piece
Product First Available On ClickOnCare.com2015-07-08 00:00:00