Call Us 080-41656200 (Mon-Sat: 10AM-8PM)
Free Shipping above Rs. 1499
Cash On Delivery*

Code Based Test Data Compression for SoC Testing


Marketed By :  LAP LAMBERT Academic Publishing   Sold By :  Kamal Books International  
Delivery in :  10-12 Business Days


Check Your Delivery Options

Rs. 4,396

Availability: In stock

  • Product Description

To handle design complexity and short time-to-market, it has been common to use modular design approach in SoC. Such IP cores with hidden architecture have exaggerated the burning issues for fabrication testing of SoC: the test cost and test power. The cost of test is strongly related to the increasing test-data volumes which lead to longer test application times and larger tester memory. The solution is test data compression. The increasing test power leads to system reliability issues. The dynamic power which is is directly related to the number of transitions during scan operations plays a major role in overall test power. In this book, the ‘test data compression’ and ‘switching activity reduction’ in context of ‘IP cores’ are addressed. For ATPG generated binary data with large number of don’t care bits, ‘run length codes’ and ‘statistical codes’ are most suitable for IP cores. The switching activity reduction for external testing is suitable to IP cores for power reduction. If the ‘don’t care bit filling’ and ‘reordering’ are used in synergy to pre-process the test data, the compression and power issues can be addressed without much on-chip area overhead.

Product Specifications
SKU :COC36087
AuthorUsha Sandeep Mehta,K. S. Dasgupta and N. M. Devashrayee
Number of Pages156
Publishing Year4/22/2012
Edition1 st
Book TypePhysics
Country of ManufactureIndia
Product BrandLAP LAMBERT Academic Publishing
Product Packaging InfoBox
In The Box1 Piece
Product First Available On ClickOnCare.com2015-07-31 00:00:00