Call Us 080-41656200 (Mon-Sat: 10AM-8PM)
Free Shipping above Rs. 1499
Cash On Delivery*

Design Framework and Methodology for Synthesis of Networks-On-Chip


Marketed By :  VDM Verlag Dr. Müller   Sold By :  Kamal Books International  
Delivery in :  10-12 Business Days


Check Your Delivery Options

Rs. 3,651

Availability: In stock

  • Product Description

With the increasing demands of today and tomorrow’s applications, chips become communication dominated. Traditional bus-based architectures are struggling because they cannot scale to application demands. New architectural paradigms were developed to cope with communication demands, called Networks-on-Chips (NoC). NoC are micro networks that are inspired from general networks and which solve the scalability problem. Designers still have to cope with the complexity of systems and in order to meet the time-to-market constraint they need good design flows and tools to automate the design process of complex Multi Processor Systems-on-Chip (MPSoC). A method is presented to automate prototyping of NoCs on FPGAs. FPGA emulation was added to the back-end of the design flow as an alternative to full system simulation. The program designed to automate the generation of emulation platforms is discussed. Extensions to the front-end tool of the design flow that generates topologies from communication specifications are also presented. The tool was extended to generate topologies for 3D chips. The constraints necessary for this task and the results are discussed.

Product Specifications
SKU :COC47911
AuthorCiprian Seiculescu
Number of Pages80
Publishing Year2010-03-03T00:00:00.000
Edition1 st
Book TypeComputer hardware
Country of ManufactureIndia
Product BrandVDM Verlag Dr. Müller
Product Packaging InfoBox
In The Box1 Piece
Product First Available On ClickOnCare.com2015-04-08 00:00:00