Call Us 080-41656200 (Mon-Sat: 10AM-8PM)
Free Shipping above Rs. 1499
Cash On Delivery*

Design of 5.5 GHz Highly Linear CMOS Low Noise Amplifier


Marketed By :  LAP LAMBERT Academic Publishing   Sold By :  Kamal Books International  
Delivery in :  10-12 Business Days


Check Your Delivery Options

Rs. 2,675

Availability: In stock

  • Product Description

Recently, telecommunication system requires high performance, low noise, low power and high linear RF circuits. Since the digital modulation design requires highly linear front end circuits, the linearity requirement of the LNA becomes more rigorous. Due to possible large interference signal tones at the receiver end along with the carrier, LNA is expected to provide high linearity, thus preventing the intermodulation tones created by the interference signal from corrupting the carrier signal. The research focuses on designing a LNA which achieves high linearity without sacrificing any of its specifications of gain and Noise Figure (NF). The project focused on designing a 5.5 GHz linear LNA using a standard UMC.18um technology. The LNA employed inductive source degeneration topology with on chip passive spiral inductor. Employing the body biasing technique with post distortion scheme not only achieve high linearity, but also minimizes the degradation of gain, noise figure and power consumption. The simulation results show that CMOS tech has the capability to achieve a 5.5 GHz LNA. The LNA draws a 10.8mw power on 1.8V power supply while achieve gain of 11.4dB IIP3 of 9.20dBm

Product Specifications
SKU :COC92077
AuthorFazal A. Talukdar and Ram Kumar
Number of Pages76
Publishing Year2013-12-04T00:00:00.000
Edition1 st
Book TypeElectronics & communications engineering
Country of ManufactureIndia
Product BrandLAP LAMBERT Academic Publishing
Product Packaging InfoBox
In The Box1 Piece
Product First Available On ClickOnCare.com2015-10-08 00:00:00