Call Us 080-41656200 (Mon-Sat: 10AM-8PM)
Free Shipping above Rs. 1499
Cash On Delivery*

Estimation of Analog Layout Parasitics with Parameterized Polygons


Marketed By :  LAP LAMBERT Academic Publishing   Sold By :  Kamal Books International  
Delivery in :  10-12 Business Days


Check Your Delivery Options

Rs. 4,396

Availability: In stock

  • Product Description

Traditional analog integrated circuit design methodologies split circuit synthesis and physical layout design into different phases. Since analog circuits are usually very sensitive, physical layout effects, such as parasitics, can have significant influence on the performance and even the functionality of the design. Lack of considering layout effects in the circuit synthesis phase can result in numerous re-design iterations. Developing new analog design flows, methodologies, and automation tools are thus required in order to solve the problem. This book describes a new analog circuit design flow which uses parameterized representation of physical layouts in order to estimate layout-induced parasitics. With the use of algorithms for partitioning parameterized polygons, accurate models of extracted circuits, which include models of parasitics, can be generated automatically and efficiently. As a result, values of layout-induced parasitics can be calculated or estimated on the fly in the circuit synthesis process. Re-design iterations can thus be minimized.

Product Specifications
SKU :COC32621
AuthorI-Lun Tseng
Number of Pages156
Publishing Year9/14/2010
Edition1 st
Book TypeElectronics & communications engineering
Country of ManufactureIndia
Product BrandLAP LAMBERT Academic Publishing
Product Packaging InfoBox
In The Box1 Piece
Product First Available On ClickOnCare.com2015-07-29 00:00:00