Category

share

Logic Optimization and Synthesis Techniques with Area-Power Trade-offs

Logic Optimization and Synthesis Techniques with Area-Power Trade-offs

 

Marketed By :  VDM Verlag Dr. Müller   Sold By :  Kamal Books International  
Delivery in :  10-12 Business Days

 
₹ 5,066

Availability: Out of stock

 

Delivery :

5% Cashback on all Orders paid using MobiKwik Wallet T&C

Free Krispy Kreme Voucher on all Orders paid using UltraCash Wallet T&C
Product Out of Stock Subscription

(Notify me when this product is back in stock)

  • Product Description
 

In recent times, power consumption has been recognized as an important issue in implementing battery-operated portable devices. Power consumption is being addressed in all levels of VLSI design. The saving will be higher if power issues are taken care of early in the design cycle. This has motivated us to consider power issue at the logic level. Due to the exponential nature of leakage in the subthreshold regime operation of transistors, leakage current can no longer be ignored. In this work we have adressed both the dynamic and leakage power consumption of the circuit. The problems addressed in this work handle multiple objectives, such as area, power etc. and a combination of these. Thus, based on relative priority of one over the other, the circuits can be optimized. We have developed both combinational and sequential logic synthesis techniques targeting the trade-offs in the final circuit. Two, and multilevel combinational circuit synthesis and optimization using GA have been presented. Effectiveness of power-gating technique to reduce power dissipation has been examined. A technology specific approach to reduce standby leakage has been developed.

Product Specifications
SKU :COC82589
Country of ManufactureIndia
Product BrandVDM Verlag Dr. Müller
Product Packaging InfoBox
In The Box1 Piece
Product First Available On ClickOnCare.com2015-10-08
0 Review(s)