Call Us 080-41656200 (Mon-Sat: 10AM-8PM)
Free Shipping above Rs. 1499
Cash On Delivery*

Network Partitioning & IP Placement in Network-on-Chip (NoC)

 

Marketed By :  LAP LAMBERT Academic Publishing   Sold By :  Kamal Books International  
Delivery in :  10-12 Business Days

 

Check Your Delivery Options

 
Rs. 3,651

Availability: In stock

 
  • Product Description
 

Among the hardest problem in Networks-on-Chip (NoC) design is to customize the topological structure of the on-chip network in order to fulfill application demand on minimal possible cost. The area cost of NoC is cut down by using Network Partitioning methods where it splits the large network into smaller division. The enhancement in area cost is reached by trimming both router area and the number of global links. From the performance context, Multi-Level Network Partitioning offers a better solution by implemented the concept of clustering. This can be done by putting those heavily communicated cores into the same portion. Therefore, the average internode distances could be minimized. This directly imply a better performance due its to shortest path. For evaluation purpose, some performance metrics are employed which are throughputs, average queue size, probability of packet lost and waiting time. As validation, the proposed technique is experimented with various real System-on-Chip (SoC) applications as case studies.

Product Specifications
SKU :COC56643
AuthorAsrani Hj Lit
LanguageEnglish
BindingPaperback
Number of Pages68
Publishing Year2012-05-29T00:00:00.000
ISBN978-3659126499
Edition1 st
Book TypeElectronics & communications engineering
Country of ManufactureIndia
Product BrandLAP LAMBERT Academic Publishing
Product Packaging InfoBox
In The Box1 Piece
Product First Available On ClickOnCare.com2015-06-08 00:00:00