Call Us 080-41656200 (Mon-Sat: 10AM-8PM)
Free Shipping above Rs. 1499
Cash On Delivery*

Test Vector Reordering Method for Low Power Testing

 

Marketed By :  LAP LAMBERT Academic Publishing   Sold By :  Kamal Books International  
Delivery in :  10-12 Business Days

 

Check Your Delivery Options

 
Rs. 3,651

Availability: In stock

 
  • Product Description
 

The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation is critical problem during testing phase. The test vectors generated from Automatic Test Pattern Generator used for testing are statistically independent which leads to more power dissipation. The testing power can be reduced by reordering the sequence of test vectors. The reordering algorithm is developed using the graph theory with heuristic concept to find more sub-optimal solutions. Five functional metrics such as Cosine, Hamming, Mahalanobis, Minkowski and Seuclidean are considered for reordering the test vectors. Don’t care replacement method is also proposed for reordered test set to reduce further the transitions in the CUT. Both the methods are implemented and simulated in ISCAS85 benchmark circuits to evaluate the transitions and average power. The results show that transitions and average power are reduced considerably for functions other than hamming distance when compared with unordered test set and existing methods.

Product Specifications
SKU :COC56581
AuthorK. Paramasivam and K. Gunavathi
LanguageEnglish
BindingPaperback
Number of Pages76
Publishing Year2012-07-17T00:00:00.000
ISBN978-3659180767
Edition1 st
Book TypeElectronics & communications engineering
Country of ManufactureIndia
Product BrandLAP LAMBERT Academic Publishing
Product Packaging InfoBox
In The Box1 Piece
Product First Available On ClickOnCare.com2015-06-08 00:00:00