☰ Category

Timing and Signal Integrity Issues with VLSI Interconnects

 

Marketed By :  LAP LAMBERT Academic Publishing   Sold By :  Kamal Books International  
Delivery in :  10-12 Business Days

 

Check Your Delivery Options

Product Out of Stock Subscription

(Notify me when this product is back in stock)

Rs. 3,651

Availability: Out of stock

 
  • Product Description
 

This book discusses the timing and signal integrity issues with VLSI interconnects in sub-nanometer designs. Starting with the basics of interconnect equivalent circuit model it describes the RLC equivalent models of interconnects, their extraction methodologies, and circuit simulation for timing and signal integrity analysis. With enormous analysis results for different technology nodes the importance of on-chip inductive effects has been discussed. The sample simulation model along with the SPICE netlist for timing and signal integrity analysis has been provided in the appendix. The book will be useful to the teachers, students, and researchers who are involved in modeling and analyzing the interconnects in future generation VLSI technology nodes. The book comprises four chapters and one appendix.

Product Specifications
SKU :COC82156
AuthorDebaprasad Das
LanguageEnglish
BindingPaperback
Number of Pages84
Publishing Year2011-11-09T00:00:00.000
ISBN978-3846552438
Edition1 st
Book TypeElectronics & communications engineering
Country of ManufactureIndia
Product BrandLAP LAMBERT Academic Publishing
Product Packaging InfoBox
In The Box1 Piece
Product First Available On ClickOnCare.com2015-10-08 00:00:00
0 Review(s)